INTRODUCTION
The FCOG61HV thyristor firing board utilizes the gate delay determinator of the industry standard FCOG6100 firing board. It incorporates higher output pulse transformers and increased creepage distances for reliable triggering of large diameter (> 50 mm) thyristors with mains voltage of up to 2000 Vac.

The principal departures from the FCOG6100 design are:

- Pulse transformers with larger ferrite cores and 3-flange bobbins for increased gate drive and higher isolation voltage
- Two pulse transformers per module for better board space utilization
- Line and load sensing resistors inside the pulse transformer modules to eliminate exposed high potential conductors
- No on-board transformer
- Reversing converter/controller capability deleted

A low leakage inductance 1:1 ratio pulse transformer is available for converter applications where a rapid rate-of-rise of gate current and substantial open circuit voltage is necessary for proper thyristor triggering in high di/dt applications. A higher inductance 2.5:1 step down pulse transformer is specified for gating inductively loaded converters or controllers where higher amplitude sustaining gate current pulses is required.

THEORY OF OPERATION
The thyristor firing circuit is explained with the aid of the block diagram, Figure 1. Circuit details are shown in the schematic diagram, Ref. 1.

The thyristor gate delay control circuitry is based on the biased detector phase locked loop (PLL) principle that is the basis of Enerpro's industry standard 2-pulse, 6-pulse and 12-pulse thyristor firing boards. Additional background on the firing circuit can be found in Ref. 2.

Phase References
The phase reference signal for each mains voltage is collected by a first high value resistor (possible values are 1.5 mΩ, 2.0 mΩ, 3.0 mΩ and 4.0 mΩ) installed in each pulse module and connected to the cathodes of the load-to-line thyristors. A second high value resistor is provided in each pulse module to sense the load voltage. The first high resistance resistors together with three 15 kΩ resistors and three low pass filters attenuate the ac mains voltages to a level suitable for input to the phase reference differential comparators. The low pass filters remove most of the distortion from the reference voltages - distortion caused by non-sinusoidal converter input current acting on the supply impedance. The low pass filter's 60° phase shift is effectively cancelled by selecting an inverted reference voltage from another phase as a comparator input. A phase sequence sensing circuit modifies the reference voltage selection depending on the phase sequence.

For converter gating, a programming plug is configured to apply line-to-line filtered reference voltages to the comparator inputs. The 50% duty cycle comparator output logic signal thus lags the zero crossing of the
mains phase voltage by 30° as required for converter gating.

The comparator output signals must track the mains phase voltage when the firing circuit gates an ac controller. This is accomplished by configuring the programming plug to apply a low level analog of the mains neutral voltage to the non-inverting comparator input. The neutral voltage signal is derived from an additional R-C circuit that sums and filters the three attenuated reference signals. Use of this fictitious neutral signal allows the firing circuit to function properly when the mains voltage has a substantial voltage unbalance from line to ground.

The three phase reference comparators and the three analog switches that select the proper comparator input reference signal as a function of the phase sequence are contained in a 16-pin CMOS LSI device. This device also provides a +5V reference voltage for the firing board.

**Gate Delay Determinator**

A 24-pin CMOS LSI device contains the voltage controlled oscillator (VCO) and the logic circuitry of the delay determinator PLL. Inputs to the device include the three phase reference signals described above and the VCO control voltage. This control voltage is the output of an op amp that sums the three EX-OR phase detector outputs of the LSI device with a signal proportional to the gate delay command voltage.

When the PLL is in lock, the average VCO control voltage is constant and proportional to the mains frequency. This dictates that the sum of the three phase detector outputs and the delay angle command be a constant voltage which in turn implies that a change in the delay angle command be accompanied by an equal change in the voltage output of the phase detectors. Since the input to the phase detectors is the difference between the phase of the mains voltage and the phase of the delayed gate command signal, the gate delay angle, which is the difference between these two angles, is also proportional to the delay angle command voltage.

The delay determinator VCO creates a clock frequency of 384 times the mains frequency (384*F). This high frequency clock is first divided by 64 to produce a lower frequency clock at six times the mains frequency (6*F). The 6*F clock is then divided by six and split into three delayed (by α degrees), 120° spaced 1*F phase reference signals.

Two gate pulse profiles are available to suit the application.

The two-burst pulse profile economizes on gate power and is used when gating converters and controllers that feed a relatively low inductance load. It is obtained by ANDing the three α delayed 1*F reference signals with the 384*F and 6*F clocks. Each gate pulse is 50% duty cycle with a pulse width of 22 μs ± 4 μs. The first burst begins at delay angle α and the second begins at α+ 60°.

A single 120° wide gate pulse burst beginning at delay angle α is obtained by ANDing the three delayed 1*F reference signals with the 384*F clock. This pulse profile is used for gating converters and controllers having a highly inductive load.

**Gate Pulse Amplification and Isolation**

The thyristor gate command signals are amplified by transistors to energize the primary windings of the six pulse transformers. An RC circuit supplied from unregulated 34 to 44 Vdc accentuates the first pulse in the gate current burst relative to the succeeding pulses. Each pair of gate pulse transformers is housed in a potted module along with associated primary and secondary noise suppression resistors, secondary output coupling diode, output fuse and line and load voltage sensing resistors.

One of two gate pulse transformer designs may be selected to suit the application.

The EP1025 pulse module (Ref. 5) serves for gating converters or resistively loaded ac controllers where the thyristor anode current is characterized by high di/dt during commutation. The pulse transformers of the EP1025 have a 1:1 ratio for high open circuit voltage. A relatively small number
of turns gives low leakage inductance and a high rate-of-rise of gate current. The EP1025 open circuit voltage for the first pulse in the burst is approximately 40 V for a maximum dc supply voltage of 44 Vdc. The peak short circuit current and initial rate-of-rise of the first pulse are approximately 1.3 A and 1.25 A/μs for a 44 Vdc supply. The corresponding sustaining pulses are characterized by 17 V open circuit and .5 A short circuit. The sustaining pulses decay sharply to approximately .20 A at the end of the pulse.

The EP1026 pulse module (Ref. 6) is used for gating ac controllers where the load power factor angle may exceed the thyristor gate delay angle. Under this condition, the thyristors are fully conductive; the anode current being initiated by the sustaining gate pulses. The 22 μs ± 4 μs gap in the gate current results in thyristor ignition delay of up to 26 μs. The ignition delay may become substantially greater than 26 μs if the sustaining gate pulses decay to less than the rated minimum-gate-current-to-trigger (I<sub>GT</sub>) of typically .25 A. The pulse transformers of the EP1026 module have increased primary turns and a 2.5:1 step down ratio. This results in a peak current and rate-of-rise for the first pulse of about 1.3 A and 6 A/μs with a 44 V supply. The sustaining pulses have a peak of about 1.0 A and decay to about .7 A at the end of the pulse. This is well above the thyristor I<sub>GT</sub>, thus preventing excessive ignition delay.

The primary and secondary windings of the gate pulse transformers are wound side-by-side on a 3-flange bobbin. This construction results in a 4000 Vrms isolation rating. The primary-to-secondary circuit board creepage distance is 15.7 mm (.62 in). The detailed pulse module specifications are given in Refs. 4 and 5.

**Phase Loss Sensing**

The phase loss (PL) circuit operates from an input signal formed by summing and filtering the three 120° spaced square wave outputs of the reference comparators. In normal operation, the filtered square waves sum to a dc level with a superimposed 3*F (180 Hz for 50 Hz mains) triangle wave. When one phase voltage is abnormally low, the comparator outputs deviate from the correct 120° phase shift and 50% duty cycle. As a result, the filtered composite comparator signal shows a shift in dc level along with 1*F and 2*F Hz frequency components. These changes are detected by a window comparator. When the PL input signal peaks exceed the upper or lower comparator threshold or fall below the lower comparator threshold, the comparator output goes low to signal a PL fault and reset the soft-start circuit. The soft-start circuit activates the PLL delay determinator to ramp the gate delay out to its maximum angle before inhibiting the thyristor gating.

Gating remains inhibited until the phase loss condition is cleared. At that time, the PL comparator output goes high, allowing the gate delay angle to ramp down to its normal value and bring the rectifier dc output back up to its pre-fault level. The response time of the phase loss detector is approximately five ms (6 ms at 50 Hz).

A PL fault is reported to the board I/O connector via an open collector transistor. The transistor sinks current from a customer-supplied pullup resistor when a PL fault is present.

**Load Voltage Sensing**

Load voltage sensing is a often useful when gating ac controllers. This is accomplished by a second high value resistor (the first high value resistor senses the mains voltage) in each pulse module which connects to the controller load terminals via the cathode connections to the line-to-load thyristors. The low voltage terminal of the three load connected resistors are connected together to a 15 kΩ resistor which in turn is connected to the +5 V bias voltage. The resultant signal load voltage signal is designated as E<sub>L</sub> in the schematic diagram, Ref. 1. The waveform of the load voltage signal is a composite analog of the successive thyristor blocking voltages, biased at 5 V and alternating in polarity to produce a 3*F fundamental frequency.

**Soft-Enable/Inhibit**

The soft-enable circuit responds to an externally applied NOT(I2) signal (active low inhibits) as well as to the PL fault signal as described above. The soft-enable time is set by the product of resistor R11 and capacitor C4 (Ref. 1). The standard time
constant is 100 kΩ * 22 μF = 2.2 s. This time constant causes the gate delay angle to ramp from maximum to minimum in approximately 700 ms. Soft-enable times in the range of 50 ms to 3.0 s can be specified.

The soft-inhibit circuit ramps the gate delay from minimum to maximum and then inhibits the thyristor gate outputs. The soft-inhibit time constant is the product of R13 and C4. The standard soft-inhibit time constant is 10 kΩ * 22 μF = 220 ms. The resulting time for the delay angle to ramp from minimum to maximum is approximately 900 ms. Soft-inhibit times in the range of 200 ms to 2.00 s can be specified.

**Instant-Enable/Inhibit**
The instant enable/inhibit circuit responds to an externally applied NOT(11) signal (active high enables) to instantly enable or inhibit the thyristor gating.

The status of the soft and instant enable/inhibit circuits is reported to the I/O connector by an open collector transistor. A customer supplied pullup resistor creates a logic 1 status signal when gating is enabled.

**50 Hz Operation**
The following circuit modifications are required for operation with 50 Hz power:

1. The VCO timing resistance is increased by 6/5 by changing the position of a shorting plug.

2. The phase reference filter resistor network is changed from 120 kΩ to 150 kΩ.

**Circuit Board Power**
The FCOG61HV board is powered with 24 Vac to 34 Vac. The board can also be powered with 30 Vdc to 44 Vdc.

**Connectors**
The FCOG61HV board provides five AMP Mate-N-Lok™ headers, three single row .025 in. square pin headers and a two row .025 pin header.

J1 is a 6-pin Mate-N-Lok™ vertical header that provides the cable connections for the two pulse modules that fire the +A(A phase line-to-load) and -A(A phase load -to-line) thyristors. Removing the two middle pins of the 6 pin header gives a creepage distance between pad edges of 16.5 mm (.65 in.). This is substantially greater than the 15 mm design rule.

J2 and J3 are identical to J1 and provide the B and C phase thyristor gate/cathode connections. The three connectors are keyed to prevent improper connections.

J4 is an 8-position .025 pin header that outputs the gate command logic signals from the FCOG61HV board to the auxiliary firing board for gating paralleled thyristors, converters or controllers.

J5 is a 3-position .025 pin header that mates with a shorting plug for 50 Hz / 60 Hz selection.

J6 is a 20-position two-row .025 pin header that accepts a small connector-mounted regulator board or a ribbon cable to a panel-mounted regulator board.

J7 is a 15-position Mate-N-Lok vertical header that terminates the following:

- Gate delay angle command (0/5 V standard, 0.85 / 5.85 V optional)
- Instant Enable/Inhibit command (active high)
- Soft Enable/Inhibit command (active low)
- ENABLE status open collector transistor (current sinking)
- PHASE LOSS status open collector transistor (current sinking)
- 24 Vac (2 pins)
- +30 Vdc
- +12 Vdc (2 pins)
- board common (2 pins)
- Uncommitted current sinking logic signal to J6
- uncommitted pin

J8 is a 3-position .025 pin header that accepts phase reference signals from the Model TB01 firing board tester.
J9 is a 3-position Mate-N-Lok™ vertical header that accepts phase reference signals from three external high value mains voltage sensing resistors.

**BOARD SPECIFICATIONS**

**ELECTRICAL**

**Mains Voltage**
The allowable mains voltage is derived from UL Standard 840, Ref. 3, for a creepage distance of 15 mm (.59 in.) between adjacent high voltage circuits and between high voltage and low voltage circuits. Table 1 shows the allowable mains voltage levels for three degrees of pollution as stated in the pertinent UL Standard Ref. 1: UL840, Table 6.1.0, Material Group I, for the 15 mm design rule.

<table>
<thead>
<tr>
<th>POLLUTION DEGREE</th>
<th>MAXIMUM MAINS VOLTAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>4 (rain, dust and snow)</td>
<td>630</td>
</tr>
<tr>
<td>3 (no water droplets)</td>
<td>1000</td>
</tr>
<tr>
<td>2 (low humidity)</td>
<td>2000</td>
</tr>
</tbody>
</table>

Table 1 -- Allowable mains voltage vs. degree of pollution

Similar maximum mains voltage limits result when the 15 mm creepage distance design rule is applied to the pertinent VDE regulation, Ref. 4.

**Circuit Board**

- **Board Supply Voltage(Vac):** 24 to 34
- **Max. AC demand(VA):** 25
- **Board Supply Voltage(Vdc):** 30 to 44
- **Max. DC demand(W):** 10
- **Sensing Resistances(MΩ):** 1.50, 2.00, 3.00, 4.00
- **Delay Cmd Range(Vdc):** 0 to 5.0 or .85 to 5.85
- **Delay Angle Range(deg):** user specified
- **Delay Angle Tracking(deg):** 120 ± 1.0
- **Soft-Start Time - standard(ms):** 700
- **Soft-Start Time - optional(ms):** 50 to 3000
- **Gate Pulse Profile:**
  1. two 30° bursts of 32 pulses
  2. one 120° burst of 128 pulses
- **Pulse width, 50 Hz (ms):** 24 to 29
- **Pulse width, 60 Hz (ms):** 20 to 24

**Pulse Modules**

- **EP1025 pulse module(44 V supply)**
  **First Gate Pulse**
  - short circuit current(A-pk): 1.3
  - short circuit rate-of-rise(A/µs): .9
  - open circuit voltage(V-pk): 40
  **Follow-on Gate Pulses**
  - short circuit current(A-pk): .6

- **EP1026 pulse module(44 V supply)**
  **First Gate Pulse**
  - short circuit current(A-pk): 1.8
  - short circuit rate-of-rise(A/µs): .9
  - open circuit voltage(V-pk): 15
  **Follow-on Gate Pulses**
  - short circuit current(A-pk): .6

**ENVIRONMENTAL**

- **Operating Temp(°C):** -5 to +85
- **Storage Temp(°C):** -65 to +85
- **Humidity:** see Table 1

**MECHANICAL**

- **Dimensions(mm):** 191 by 152
- **Thickness(mm):** 2.35
- **Material:** SR FL-GF(FR4)
- **Copper(oz/in²):** 2.25 ± .05
- **Holes:** plated through
- **Solder Mask:** SR1000-blue over bare copper
- **Conformal Coat:** MS-472N

Number PD741

Version 6-4-99
REFERENCES

1. Drawing E1024, "High voltage six-pulse firing board"


3. UL Standard 840, "Insulation coordination including clearances and creepage distances for electrical equipment", Table 6.1, Pollution Degree 3, Material Group I.

4. VDE Regulation 0110/11.72, "Regulations for dimensioning of creepage distances and clearances in electrical equipment", Table 4, Insulation Group C.


---

Figure 1 -- Converter Firing Circuit Block Diagram
ORDERING GUIDE

THREE PHASE HIGH VOLTAGE THYRISTOR FIRING BOARD

Model

---

code  Thyristor Arrangement
0  Controller
1  Converter

---

code  Inductive Load?
0  No
1  Yes

---

code  Aux. Firing Board?
0  No
1  Yes

---

code  Regulator Board?
0  No
1  Yes

---

code  Mains Voltage
XX  voltage × 10

---

code  Mains Frequency
X  frequency × 10

---

code  Minimum Delay angle
XX

---

code  Maximum Delay angle
XXX

---

code  Delay Command Voltage
0  0 to 5 V command
1  0.85 to 5.85 V command
2  4 to 20 mA command

---

FCOG51HV  0  1  0  6  5  0  0

---

Enerpro Application Engineers are available by telephone, fax or e-mail to answer any questions about thyristor control board applications.

ENERPRO, Inc.
5780 Thornwood Drive
Goleta, CA 93117 (USA)
800-576-2114
805-689-2114

fax:  805-964-0798
e-mail: enerpro@aol.com
website: enerpro@thomasregister.com
The Model FCOG61HV three-phase thyristor firing board utilizes the gate delay determinator of the industry standard Enerpro FCOG6100 firing board with the higher output pulse transformers and increased creepage distances for reliable triggering of large diameter (>50mm) thyristors with mains voltage up to 2000 Vac.

Similar to the FCOG6100, the FCOG61HV employs a custom, digital LSI device for reduced component count and improved reliability. In addition, some of the key features of the FCOG61HV are:

- Insensitive to phase sequence and mains voltage distortion
- High gate isolation
- Soft and instant start/stop functions
- Phase loss inhibit
- 50/60 Hz operation

The principal departures from the FCOG6100 design are:

- Pulse transformers with larger ferrite cores and 3-flange bobbins for increased gate drive and higher isolation voltage
- Two pulse transformers per module for better board space utilization
- Line and load sensing resistors inside the pulse transformer modules to eliminate exposed high potential conductors
- No on-board transformer
- Reversing converter/controller capability deleted

A low leakage inductance 1:1 ratio pulse transformer is available for converter applications where a rapid rate-of-rise of gate current and substantial open circuit voltage is necessary for proper thyristor triggering in high di/dt applications. And, a higher inductance 2.5:1 step down pulse transformer is specified for gating inductively loaded converters or controllers where higher amplitude sustaining gate current pulses is required.
3. PHASE FIRING BOARD

THEORY OF OPERATION
The thyristor gate delay control circuitry is based on the biased detector phase locked loop (PLL) principle that is the basis of Enerpro's industry-standard 2-pulse, 6-pulse and 12-pulse thyristor firing boards.

Phase Reference
The phase reference signal for each mains voltage is collected by a high value resistor (possible values are 1.5 mΩ, 2.0 mΩ, 3.0 mΩ and 4.0 mΩ) installed in each pulse module and connected to the cathodes of the load-to-line thyristors. A second high value resistor is provided in each pulse module to sense the load voltage. The first high resistance resistors together with three 15 kΩ resistors and three low pass filters, attenuate the ac mains voltages to a level suitable for input to the phase reference differential comparators. The low pass filters remove most of the distortion from the reference voltages — distortion caused by non-sinusoidal converter input current acting on the supply impedance. The low pass filter's 60° phase shift is effectively cancelled by selecting an inverted reference voltage from another phase as a comparator input. A phase sequence sensing circuit modifies the reference voltage selection depending on the phase sequence.

For converter gating, a programming plug is configured to apply line-to-line filtered reference voltages to the comparator inputs. The 50% duty cycle comparator output logic signal thus lags the zero crossing of the mains phase voltage by 30° as required for converter gating.

The comparator output signals must track the mains phase voltage when the firing circuit gates an ac controller. This is accomplished by configuring the programming plug to apply a low level analog of the mains neutral voltage to the non-inverting comparator input. The neutral voltage signal is derived with an additional R-C circuit that sums and filters the three attenuated reference signals. Use of this fictitious neutral signal allows the firing circuit to function properly when the mains voltage has a substantial voltage unbalance from line to ground.

The three phase reference comparators and the three analog switches that select the proper comparator input reference signal as a function of the phase sequence are contained in a 16-pin CMOS LSI device. This device also provides a +5V reference voltage for the firing board.

Gate Delay Determinator
A 24-pin CMOS LSI device contains the voltage controlled oscillator (VCO) and the logic circuitry of the delay determinator PLL. Inputs to the device include the three phase reference signals described above and the VCO control voltage. This control voltage is the output of an op amp that sums the three EX-OR phase detector outputs of the LSI device with a signal proportional to the gate delay command voltage.

When the PLL is in lock, the average VCO control voltage is constant and proportional to the mains frequency. This dictates that the sum of the three phase detector outputs and the delay angle command be a constant voltage which in turn implies that a change in the delay angle command be accompa-
nied by an equal change in the voltage output of the phase detectors. Since the input to the phase detectors is the difference between the phase of the mains voltage and the phase of the delayed gate command signal, the gate delay angle (which is the difference between these two angles) is also proportional to the delay angle command voltage.

The delay determinator VCO creates a clock frequency of 384 times the mains frequency (384 x f). This high frequency clock is first divided by 64 to produce a lower frequency clock at six times the mains frequency (6f). The 6f clock is then divided by six and split into three delayed (by a degree), 120° spaced 1f phase reference signals.

Two gate pulse profiles are available to suit the application.

The two-burst pulse profile economizes on gate power and is used when gating converters and controllers that feed a relatively low inductance load. It is obtained by ANDing the three delayed 1f reference signals with the 384 x f and 6f clock. Each gate pulse is 50% duty cycle with a pulse width of 22μs + 4μs. The first burst begins at delay angle Δ and the second begins at Δ + 60°.

A single 120° wide gate pulse burst beginning at delay angle Δ is obtained by ANDing the three delayed 1f reference signals with the 384 x f clock. This pulse profile is used for gating converters and controllers having a highly inductive load.

Gate Pulse Amplification and Isolation

The thyristor gate command signals are amplified by transistors to energize the primary windings of the six pulse transformers. An RC circuit supplied from unregulated 34 to 44 Vdc accentuates the first pulse in the gate current burst relative to the succeeding pulses. Each pair of gate pulse transformers is housed in a potted module along with associated primary and secondary noise suppression resistors. Secondary output coupling diode, output fuse and line and load voltage sensing resistors.

One of two gate pulse transformer designs may be selected to suit the application.

The EP1025 pulse module serves for gating converters or resistively loaded ac controllers where the thyristor anode current is characterized by high di/dt during commutation. The pulse transformers of the EP1025 have a 1:1 ratio for high open circuit voltage. A relatively small number of turns gives low leakage inductance and a high rate-of-rise of gate current. The EP1025 open circuit voltage for the first pulse in the burst is approximately 40 V for a maximum dc supply voltage of 44 Vdc. The peak short circuit current and initial rate-of-rise of the first pulse are approximately 1.3 A and 1.25 A/μs for a 44 Vdc supply. The corresponding sustaining pulses are characterized by 17 V open circuit and 0.5 A short circuit. The sustaining pulses decay sharply to approximately 0.20 A at the end of the pulse.

The EP1026 pulse module is used for gating ac controllers where the load power factor angle may exceed the thyristor gate delay angle. Under this condition, the thyristor is fully conductive; the anode current being initiated by the sustaining gate pulses. The 22μs + 4μs gap in the gate current results in a thyristor ignition delay of up to 26μs. The ignition delay may become substantially greater than 26μs if the sustaining gate pulses decay to less than the rated minimum gate-current-to-trigger (Ict) of typically 0.25 A. The pulse transformers of the EP1026 module have increased primary turns and a 2:3:1 step down ratio. This results in a peak current and rate-of-rise for the first pulse of about 1.3 A and 0.6 A/μs with a 44 V supply. The sustaining pulses have a peak of about 1.8 A and decay to about 0.7 A at the end of the pulse. This is well above the thyristor Ict, thus preventing excessive ignition delay.

The primary and secondary windings of the gate pulse transformers are wound side-by-side on a 3-flange bobbin. This construction results in a 4000 Vrms isolation rating. The primary-to-secondary circuit board creepage distance is 15.7 mm (0.62”).

Phase Loss Sensing

The phase loss (PL) circuit operates from an input signal formed by summing and filtering the three 120° spaced square wave outputs of the reference comparators. In normal operation, the filtered square waves sum to a dc level with a superimposed 3f (180 Hz for 60 Hz mains) triangle wave. When one phase voltage is abnormally low, the comparator outputs deviate from the correct 120° phase shift and 50% duty cycle. As a result, the filtered composite comparator signal shows a shift in dc level along with 1f and 2f Hz frequency components. These changes are detected by a window comparator. When the PL input signal peaks exceed the upper comparator threshold or fall below the lower comparator threshold, the comparator output goes low to signal a PL fault and reset the soft-start circuit. The soft-start circuit activates the PLL delay determinator to ramp the gate delay out to its maximum angle before inhibiting the thyristor gating.

Gating remains inhibited until the phase loss condition is cleared. At that time, the PL comparator output goes high, allowing the gate delay angle to ramp down to its normal value and bring the rectifier dc output back up to its pre-fault level. The
response time of the phase loss detector is approximately five ms (6 ms at 50 Hz).

A PL fault is reported to the board I/O connector via an open collector transistor. The transistor sinks current from a customer-supplied pullup resistor when a PL fault is present.

Load Voltage Sensing
Load voltage sensing is often useful when gating ac controllers. This is accomplished by a second high value resistor (the first high value resistor serves the mains voltage) in each pulse module which connects to the controller load terminals via the cathode connections to the line-to-load thyristors. The low voltage terminal of the three load connected resistors are connected together to a 15kΩ resistor which in turn is connected to the +5 V bias voltage. The resultant signal load voltage signal is designated as $E_L$ in the schematic diagram. The waveform of the load voltage signal is a composite analog of the successive thyristor blocking voltages, biased at 5 V and alternating in polarity to produce a 3xF fundamental frequency.

Soft-Enable/Inhibit
The soft-enable circuit responds to an externally applied NOT (12) signal (active low inhibits) as well as to the PL fault signal as described above. The soft-enable time is set by the product of resistor R11 and capacitor C4. The standard time constant is 100 kΩ x 22 μF = 2.2 s. This time constant causes the gate delay angle to ramp from minimum to maximum in approximately 2.2 ms. Soft-enable times in the range of 50 ms to 3.0 s can be specified.

The soft-inhibit circuit ramps the gate delay from minimum to maximum and then inhibits the thyristor gate outputs. The soft-inhibit time constant is the product of R13 and C4. The standard soft-inhibit time constant is 10 kΩ x 22 μF = 220 ms. The resulting time for the delay angle to ramp from minimum to maximum is approximately 220 ms. Soft-inhibit times in the range of 200 ms to 2.00 s can be specified.

Instant Enable/Inhibit
The instant enable/inhibit circuit responds to an externally applied NOT (11) signal (active high enables) to instantly enable or inhibit the thyristor gating.

The status of the soft and instant enable/inhibit circuits is reported to the I/O connector by an open collector transistor. A customer-supplied pullup resistor creates a logic status signal when gating is enabled.

50 Hz Operation
The following circuit modifications are required for operation with 50 Hz power:

1. The VCO timing resistance is increased by 5/6 by changing the position of a shorting plug.
2. The phase reference filter resistor network is changed from 150 kΩ to 180 kΩ.

### Maximum Ratings

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Requirement</th>
</tr>
</thead>
<tbody>
<tr>
<td>Board Supply Voltage (Vac)</td>
<td>2.4 to 34</td>
</tr>
<tr>
<td>Maximum AC Demand (VA)</td>
<td>45</td>
</tr>
<tr>
<td>Board Supply Voltage (Vac)</td>
<td>10 to 44</td>
</tr>
<tr>
<td>Maximum DC Demand (W)</td>
<td>10</td>
</tr>
<tr>
<td>AC Mains Voltage (Vac)</td>
<td>220V</td>
</tr>
<tr>
<td>In Rain, Dust and Snow Environment</td>
<td>6000</td>
</tr>
<tr>
<td>In Water Droplet Environment</td>
<td>1000</td>
</tr>
<tr>
<td>In Low Humidity Environment</td>
<td>2000</td>
</tr>
<tr>
<td>Pulse Transformer</td>
<td>1000</td>
</tr>
<tr>
<td>Hipot (Vac) / 60s</td>
<td>1000</td>
</tr>
<tr>
<td>Operating Temperature (°C)</td>
<td>-5 to +85</td>
</tr>
<tr>
<td>Storage Temperature (°C)</td>
<td>-65 to +85</td>
</tr>
</tbody>
</table>

### Electrical Characteristics

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sensing Resistances (MΩ)</td>
<td>1, 5, 2.00, 3.00, 4.00 (user specified)</td>
</tr>
<tr>
<td>Delay Command Range (Vdc)</td>
<td>0 to 50 or 0.85 to 5.85 (user specified)</td>
</tr>
<tr>
<td>Delay Angle Range (°C)</td>
<td>120 ± 1.0 (standard)</td>
</tr>
<tr>
<td>Soft-Step Time (ms)</td>
<td>700 (standard)</td>
</tr>
<tr>
<td>Soft-Start Time (ms)</td>
<td>50 to 3000</td>
</tr>
<tr>
<td>Pulse Profile</td>
<td>Two 30° bursts of 32 pulses One 120° burst of 128 pulses</td>
</tr>
<tr>
<td>Pulse Width</td>
<td>24 to 29</td>
</tr>
<tr>
<td>50 Hz (ms)</td>
<td>20 to 21</td>
</tr>
<tr>
<td>Pulse Modules (Model EP1025)</td>
<td>1.8</td>
</tr>
<tr>
<td>First Gate Pulse:</td>
<td>1.8</td>
</tr>
<tr>
<td>Short Circuit Current (A)</td>
<td>1.8</td>
</tr>
<tr>
<td>Short Circuit Rate-of-Rise (A/ps)</td>
<td>0.9</td>
</tr>
<tr>
<td>Open Circuit Voltage (V)</td>
<td>40</td>
</tr>
<tr>
<td>Follow-on Gate Pulses</td>
<td>0.6</td>
</tr>
<tr>
<td>Short Circuit Current (A)</td>
<td>1.0</td>
</tr>
<tr>
<td>Pulse Modules (Model EP1026)</td>
<td>1.0</td>
</tr>
<tr>
<td>First Gate Pulse:</td>
<td>1.0</td>
</tr>
<tr>
<td>Short Circuit Current (A)</td>
<td>1.0</td>
</tr>
<tr>
<td>Short Circuit Rate-of-Rise (A/ps)</td>
<td>0.9</td>
</tr>
<tr>
<td>Open Circuit Voltage (V)</td>
<td>15</td>
</tr>
<tr>
<td>Follow-on Gate Pulses</td>
<td>0.6</td>
</tr>
<tr>
<td>Short Circuit Current (A)</td>
<td>1.0</td>
</tr>
</tbody>
</table>

### Mechanical Specifications

| Printed Circuit Board Dimensions | 191 mm x 152 mm |
**Ordering Guide**

**Model 3-Phase High Voltage Thyristor Firing Board**

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>3SCRs - Diodes</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>Voltage + 10</td>
<td>Frequency + 10</td>
<td></td>
<td></td>
<td>0 to 5 V Command</td>
</tr>
<tr>
<td>1</td>
<td>6SCRs</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0.85 to 5.85 V Command</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>4 to 20 mA Command</td>
</tr>
</tbody>
</table>

**Enerpro**

Enerpro Applications Engineers are available by telephone, fax or email to answer any questions about your thyristor control board applications.

---

*Copyright 2008, Enerpro Incorporated*  
*Printed in USA*